Torrent details for "Hands on development of cpu soc on FPGA using vhdl verilog DevCo…" Log in to bookmark
Controls:
×
Report Torrent
Please select a reason for reporting this torrent:
Your report will be reviewed by our moderation team.
×
Report Information
Loading report information...
This torrent has been reported 0 times.
Report Summary:
| User | Reason | Date |
|---|
Failed to load report information.
×
Success
Your report has been submitted successfully.
Checked by:
Category:
Language:
English
Total Size:
2.5 GB
Info Hash:
6213638834D51EDCC67A4BDA6BDFD190757CE5FB
Added By:
Added:
Jan. 13, 2025, 4:02 p.m.
Stats:
|
(Last updated: April 29, 2025, 2:01 p.m.)
| File | Size |
|---|---|
| Get Bonus Downloads Here.url | 182 bytes |
| 1 -Introduction.mp4 | 20.2 MB |
| 10 -How to design a simple ALU.mp4 | 46.9 MB |
| 11 -architecture of a register bank.mp4 | 69.1 MB |
| 12 -how to handle multiple function units. introducing memory buffers.mp4 | 52.2 MB |
| 13 -how to connect different units using the control.mp4 | 122.0 MB |
| 14 -how to control memory operation, register operation, alu operation etc.mp4 | 290.7 MB |
| 15 -how control handles cache misses and cache hit.mp4 | 122.2 MB |
| 16 -how to setup the cache control for hit, miss, cache address and memory address.mp4 | 143.5 MB |
| 17 -the cache control.mp4 | 163.1 MB |
| 18 -888.mp4 | 440.1 MB |
| 19 -top wiring and conclusion.mp4 | 105.5 MB |
| 2 -Architecture of the design.mp4 | 45.7 MB |
| 3 -accessing resource file.mp4 | 105.3 MB |
| 3 -class_resources.zip | 11.0 MB |
| 4 -How to design the program memory.mp4 | 37.7 MB |
| 5 -how to link program memory to instruction buffer and program counter buffer.mp4 | 82.8 MB |
| 6 -Extracting instruction set from RISC-V datasheet.mp4 | 249.7 MB |
| 7 -introducing the counter-track out-of-order execution.mp4 | 167.9 MB |
| 8 -how to setup the read and write register alias table.mp4 | 193.9 MB |
| 9 -feedback how to return registers after instruction exec using output buffers.mp4 | 96.7 MB |
| Bonus Resources.txt | 386 bytes |
Name
DL
Uploader
Size
S/L
Added
-
65.6 MB
[0
/
0]
2023-10-30
| Uploaded by FreeCourseWeb | Size 65.6 MB | Health [ 0 /0 ] | Added 2023-10-30 |
-
259.1 MB
[0
/
0]
2023-10-28
| Uploaded by freecoursewb | Size 259.1 MB | Health [ 0 /0 ] | Added 2023-10-28 |
-
1.8 GB
[17
/
42]
2023-10-28
| Uploaded by freecoursewb | Size 1.8 GB | Health [ 17 /42 ] | Added 2023-10-28 |
NOTE
SOURCE: Hands on development of cpu soc on FPGA using vhdl verilog DevCourseWeb
-----------------------------------------------------------------------------------
COVER
-----------------------------------------------------------------------------------
MEDIAINFO
None
×